INTRODUCTION
There is immense increase in the number of components that are placed on same piece of silicon which may be attributed to aggressive and continual feature size reduction. Coupled with this is proliferation in the demand of portable consumer products and high-end circuits which culminates into shorter battery life in case the former one and requirement of cooling packages in the later. Thus the focus on low power consumption which was earlier limited to a class of integrated circuits has become part of almost every design. The research efforts have been made at various levels of VLSI design abstractions and methodologies have been worked upon. At circuit level, adiabatic logic has emerged as promising low power technique and is based on energy recycling [1] [2] [3] [4] [5] . Many variants of adiabatic logic namely: Two-Phase Adiabatic Static CMOS logic (2PASCL) [6] , Clocked Cascadable Adiabatic Logic (CCAL) [7] , Glitch Free Cascadable Adiabatic Logic (GFCAL) [8] , Quasi-Static Energy Recovery logic (QSERL) [10] , Positive feedback adiabatic logic (PFAL) [10] , Efficient Charge Recovery Logic (ECRL) [11] and Diode Free Adiabatic Logic (DFAL) [12] are available in open literature. These styles differ in terms of the type of power supply used and path between power supply and output node.
Most of these families suffer from limitations such as large time delay, output degradation and leakage of current etc. As DFAL [12] has low power dissipation and lower PDP with respect to static CMOS and other existing adiabatic logic families, therefore it is chosen for further exploration. Different applications such as basic logic gates, full-adder, positive and negative edge triggered D-flip flop; multiplier and prescalers are developed in recent past [12] [13] [14] [15] . A prescaler is used to divide input frequency to a lower frequency based on the division ratio (N). A flexible multi-modulo prescaler is a block which gives multiple division of frequency by making use of dual modulo prescaler. It is a constituent block of frequency synthesizers [16] and is generally employed in mobile TV, data bus synchronizer, co-prime division pre-scaler and parallel path frequency divider circuit etc. [17] . Since prescaler is a circuit which operates at higher frequency, hence power dissipation in the circuitry is very high. In this paper, DFAL based multi-modulo prescaler is proposed and its performance is examined.
In section 2, a brief description of DFAL is given. Section 3 begins with proposed DFAL-based flexible multi-modulo prescaler architecture, followed by operation of the circuit in various frequency divisions such as divide by 32, 33, 47, 48, 64, 65, 79 and 80. The proposed circuit is verified in section 4 using TSPICE simulations and performance analysis for power dissipation, time delay and power delay product has been done for each of the frequency divisions. The results of the DFAL based circuit at each frequency division are compared with the corresponding CMOS counterpart, at a frequency range of 5-100MHz. Finally, the conclusion is stated from the analysis of the results in section 5.
DIODE FREE ADIABATIC LOGIC (DFAL) FAMILY
The generalized block diagram of DFAL family [15] is shown in the Fig.1 . Fig.1 . Generalized block diagram of DFAL family [13] The structure is similar to CMOS logic but differ by adding an additional NMOS transistor 'M' and using split level sinusoidal power supply (Vac and VacBAR). It comprises of a pull-up network (PUN) and a pull-down network (PDN) for complementary operation. Transistor 'M', driven by Vac, is responsible for discharging of output and show significant power reduction by offering much smaller resistance than other adiabatic logic families to discharge the output node [7] . A DFAL gate operates in two phases namely, hold phase and the evaluation phase depending on the power supply value. In the hold phase, Vac ramps down and VacBAR ramps up the gate is in hold phase and no switching activity takes place, irrespective of the output voltage and inputs. Alternatively, when Vac ramps up and VacBAR ramps down the circuits enters evaluation phase. Depending upon the inputs the output follows the power supply signal. That is, if inputs are such that the PUN is active then the output node follows the Vac signal (ramps up) otherwise for activated PDN, the output node follows the VacBAR (ramps down) signal.
PROPOSED MULTI-MODULO PRESCALER
A prescaler is a constituent block of any communication systems. It is a circuit block used for lowering the frequency of signal (fin) by factor (X). Some of the existing prescaler in DFAL family include Frequency divide-by-2, frequency divider-by-3, prescaler by 3 with 50% duty cycle and prescaler by 5 with 50% duty cycle. In this paper, a flexible multi-modulo prescaler, a major block in multi-band flexible divider in a frequency synthesizer is worked upon. The proposed architecture and the operation of the flexible multi-modulo prescaler are presented.
ARCHITECTURE
The proposed architecture for a DFAL based flexible multimodulo prescaler circuit as shown in 
OPERATION OF THE CIRCUIT
The proposed architecture provides frequency division factor N depending upon Sel Prescaler, Sel Divider and MOD control signals. The frequency division factor N for various combinations of control signals are enlisted in Table. 1. Based on the proposed architecture, it is clear that the selection of dual modulo prescalers (2/3 and 4/5) is decided by "Sel Prescaler" and mode control (MC) signals. For Sel Prescaler = 0, the MC signal is sent to 2/3 modulo prescaler through DEMUX and the output of the 2/3 modulo prescaler is selected using MUX2 with further connects to divide by 16 block and gives frequency division at fout. Similarly, for Sel Prescaler = 1, the 4/5 modulo prescaler path is enabled i.e. the MC signal is given to 4/5 prescaler using DEMUX and the output of the 4/5 prescaler connects to the divide by 16 block. It is evident now that the generation of the appropriate MC signal is thus essential. The Sel Divider and MOD control signals along with the combinational gates generates the MC signal. An in-depth discussion on its generation for all the combination of the control signals is presented further. When MOD is at logic 1, the NOR gate gives logic 0 irrespective of its second input. This logic 0 signal when passed to NAND gate gives logic 1 always and the MUX1 gets two signals either logic 1 or 0 at its input. Now if "SEL Divider" signal = 1, then the MUX1 will select logic 1 and set MC = 1. Now this MC control signal will enable divide by 2 out of 2/3. After the selection of divide by 2 modulo in the asynchronous block of divide by 16, it will give a resultant frequency division of 32 at the fout. A pictorial representation of the selection is shown in Fig.4 where continuous line signifies that the block is in use while the dotted line denotes non usage. When MOD is logic 1 the NOR gate gives logic 0 irrespective of its second input. This logic 0 signal when passed to NAND gate gives logic 1 always and the MUX1 gets two signals either logic 1 or 0 at its input. Now if "Sel Divider" signal=0, then the MUX1 will select logic 0 and set MC = 0. Now this MC control signal will enable divide by 3 out of 2/3. After the selection of divide by 3, modulus the asynchronous block of divide by 16 will give a resultant frequency division of 48 at the fout. When MOD is logic 1 the NOR gate gives logic 0 irrespective of its second input. This logic 0 signal when passed to NAND gate gives logic 1 always and the MUX1 gets two signals either logic 1 or 0 at its input. Now if "Sel Divider" signal=1, then the MUX1 will select logic 1 and set MC=1. Now this MC control signal will enable divide by 4 out of 4/5. After the selection of divide by 4, modulus the asynchronous block of divide by 16 will give a resultant frequency division of 64 at the fout.
Case 6: Select Prescaler = 1, SEL Divider = 1, MOD = 0
If MOD is logic 0 then the combinational part of the proposed circuit is enabled. Now "Sel Divider" = 1 enables the input of the MUX1 coming out from the NAND gate. This will give rise to frequency division of 65 though the dual modulo 2/3 prescaler.
Case 7: Select Prescaler = 1, SEL Divider = 0, MOD = 1
When MOD is logic 1 the NOR gate gives logic 0 irrespective of its second input. This logic 0 signal when passed to NAND gate gives logic 1 always and the MUX1 gets two signals either logic 1 or 0 at its input. Now if "Sel Divider" signal=0, then the MUX1 will select logic 0 and set MC=0. Now this MC control signal will enable divide by 5 out of 4/5. After the selection of divide by 5, modulus the asynchronous block of divide by 16 will give a resultant frequency division of 80 at the fout.
Case 8: Select Prescaler = 1, SEL Divider = 0, MOD = 0
If MOD is logic 0 then the combinational part of the proposed circuit is enabled. Now "Sel Divider" = 1 enables the input of the MUX1 coming out from the NAND gate. This will give rise to frequency division of 79. 
SIMULATION RESULTS
The functionality of the proposed flexible multi-modulo prescaler is verified for all division factors through TSPICE simulations using 180 nm CMOS technology parameters. The performance of the proposed DFAL prescalers is compared with its CMOS counterpart in terms of power dissipation, time delay and power delay product (PDP) for varying input frequency ranging from 5MHz to 80MHz. For DFAL circuits, the input frequency is kept half of supply clock frequency. Load capacitance and transistor aspect ratio of 100 fF and 540 nm/180 nm respectively are taken in simulations for both the styles. The section first functionally verifies the feasibility of the proposed flexible multi-modulo prescaler and then presents the simulation results for the performance evaluation.
The results for proposed circuits are compared with the results of its CMOS counterpart in the subsections below for all the different frequency divisions i.e. 32, 33, 47, 48, 64, 65, 79 and 80.
FUNCTIONAL VERIFICATION OF THE PROPOSED ARCHITECTURE
The proposed DFAL based flexible multi-modulo prescaler is configured for different frequency division factor i.e. 32, 33, 47, 48, 64, 65, 79 and 80 according to Table. 1. For operation as divide by 32 prescaler (case 1), the control signals Sel Prescaler, Sel Divider and MOD logic levels are set to low, high and high respectively. The output waveform for the first two divide by 32 cycles of the proposed divide by 32 prescaler is shown in Fig.5(a) . The waveforms corresponding to the different cases II-case VIII are shown in Fig.5(b)-Fig.5(h) . It can be observed that the proposed DFAL based flexible multi-modulo prescaler is able to conform to the required functionality. Similar waveforms were obtained from the CMOS based prescalers and are omitted. 
PERFORMANCE EVALUATION
The performance of the proposed DFAL based flexible multimodulo prescaler is evaluated in terms of power, delay and PDP. A complete listing of the values of these parameters for all the cases of DFAL and CMOS based prescalers are summarized in Table. 2. values for all the measured frequencies. This indicates that the power saving is more than speed degradation. To study the behavior of the proposed DFAL based prescaler at different frequencies a bar graph representation is plotted in Fig.6 . The analysis can be summarized as:
1. There is a rising trend in the power consumption of the prescalers w. r. t. increasing input frequency whereas a falling trend is observed for the delay values. 2. The PDP curve show an increasing trend w. r. t. input frequency as the increase in power is much more pronounce than the reduction in the delay values. 
CONCLUSION
A new DFAL based architecture for flexible multi-modulo prescaler has been presented in this paper which is a constituent block of frequency synthesizer. The proposed architecture shows better performance for various frequency divisions i.e. 32, 33, 47, 48, 64, 65, 79 and 80 with respect to static CMOS in terms of PDP and power dissipation under varying clock frequency. From the analysis of power dissipation results, DFAL based flexible multimodulo prescaler shows average maximum power dissipation reduction of 84.6% among various frequency divisions.
The detailed study of the proposed circuit shows that the DFAL based circuit surpasses the CMOS based industry standard in terms of lower power dissipation. Since there is a significant reduction in power, the proposed circuit can be used in many applications of frequency synthesizers such as mobile phones, GPS systems walkie-talkies, satellite receivers with a much better performance and higher efficiency. Also, since the proposed architecture can provide multiple frequency synthesis, it may be useful in different scenarios for different applications which require a specific frequency synthesis. Hence DFAL can be a suitable alternative of conventional CMOS for low power in many existing and future applications. 
